

# Low Power, High Speed PLL Fabricated In UTSi® Process

G. C. Wu, D. Kelly, D. Staab, and P. Denny

Peregrine Semiconductor Corporation, San Diego, CA 92121, U. S. A.

**Abstract** A CMOS phase locked loop (PLL) design achieves GHz performance, low phase noise, low spurious side-bands and extremely low power (1V, 1GHz, and < 1mA of current.) The design is fabricated in 0.5μm UTSi® SOI process which has been previously described [1].

## I. Introduction


Today's mobile communication devices demand low power consumption in order to prolong precious battery life. For digital CMOS circuitry, power consumption can be expressed as  $\text{Power} \propto CV^2f$ , where  $V$  is the supply voltage,  $f$  is the frequency of operation and  $C$  is the nodal capacitance. Low power design requires a reduction of either  $C$  or  $V$ . Capacitance is generally limited by the process, so the supply voltage becomes the only degree of freedom. Voltage reduction is generally limited by the required speed of operation. Bulk CMOS devices are doubly penalized in this regard due to the body parasitics' dependence on applied voltage. These parasitic capacitances are inversely proportional to voltage. UTSi® CMOS has no bulk effect and consequently exhibits excellent switching speed at reduced supply voltages.

In this paper, a high speed and low power CMOS PLL manufactured using UTSi® CMOS is presented. This PLL utilizes a "FlexiPower," mode where power consumption is scaled for performance, on demand, simply by adjusting the voltage to the digital prescaler. This option gives the user the flexibility of using the device in various applications.

Also, novel techniques of phase detector and spurious side-band reduction circuit designs are described. All of these techniques contribute to a high performance PLL system.

## II. Circuit Section

### A. Top-level block diagram






Fig. 2. DFF Schematic

UTSi® CMOS circuits operate at low supply voltages without severe degradation in the delay-power product. This benefit of UTSi® stems from several sources. The insulating sapphire substrate exhibits very low parasitic capacitance and requires no wells for device isolation. The simple equivalent circuit for a bulk silicon MOSFET is shown in fig. 3a. In this figure, the parasitic capacitances have been separated from the MOSFET, even though in practice they are an integral, inseparable part of the actual physical device. The circuit consists of a central “intrinsic” MOSFET, five capacitors, with four external connections called the gate, source, drain and bulk nodes. The capacitors  $C_{gd}$  and  $C_{gs}$  are similar in both bulk and UTSi®, and are physically caused by the overlapping of the source or drain with the gate and the charging and discharging of the inversion or channel region. The other three capacitances,  $C_{gb}$ ,  $C_{db}$  and  $C_{sb}$  are very different between the bulk and UTSi® technologies.  $C_{gb}$  is the capacitance between the gate node and bulk node and is absent in a UTSi MOSFET. This capacitance has complex voltage dependence and is strongly dependent on geometry and process conditions [5].

Fig. 3b. illustrates the equivalent circuit for a UTSi®MOSFET. The source/drain nodes lay on sapphire instead of silicon. As with the bulk MOSFET equivalent circuit, the UTSi® circuit is comprised of a central “intrinsic” MOSFET. This MOSFET is connected to three capacitors and three external nodes called the gate, source and drain. The  $C_{gd}$  and  $C_{gs}$  capacitors are similar to their bulk counterparts and are physically caused by the overlap of the drain/source to gate regions plus the charging and discharging of the channel region. The sapphire substrate is a dielectric and, thus, the source/drain electric fields terminate on one another. This is represented by the parasitic capacitor,  $C_{sd}$ .  $C_{sd}$  is essentially voltage independent and is about one order or less in magnitude than the sum of the values of  $C_{db}$  and  $C_{sb}$  in the bulk MOSFET. The transistor models used for circuit design do not contain the fourth terminal. Figure 4 illustrates the difference in nodal capacitance between bulk silicon and UTSi® devices.




Fig. 3. (a) Bulk Si and (b) UTSi MOSFET.




Fig. 4. Nodal capacitance vs.  $V_{DD}$  for bulk Si and UTSi CMOS.

Traditional high-speed designs typically employ bipolar ECL. These circuits are quite large as compared to digital CMOS. For reference, fig. 5 shows a side-by-side comparison of the digital CMOS prescaler (on the left) with its source-coupled logic (SCL) counterpart on the right. The SCL prescaler consumes approximately 4 times the die area of the identical circuit function realized in digital CMOS.

SCL:  
 $X = 200 \mu\text{m}$   
 $Y = 310 \mu\text{m}$

Digital CMOS  
 $X = 110 \mu\text{m}$   
 $Y = 160 \mu\text{m}$




Fig. 5. Layout size comparison

### C. Interface Level Shifting

Since the prescaler operates at 1V it is necessary to level shift its output to the divider stages that follow. An important advantage of UTSi® is the availability of multiple threshold transistors. 0V, 0.3V, and 0.7V are available for NMOS and 0V, -0.3V, and -0.7V are available for PMOS. The symbol for the low threshold (0.3V  $V_T$ ) device is denoted schematically with the letter L, and similarly “i” is the intrinsic (0V  $V_T$ ) and finally no label is the regular (0.7V  $V_T$ ) device. The schematic in fig. 6 shows the interface circuit. The circuit operates as

follow. When the input is at 1V, N2 turns on and N1 turns off. Because N1 is “on” the output voltage drops and positive feedback turns P2 off. Even though N1 is a 0V  $V_T$  device, it will not draw current because a  $-1V$   $V_{GS}$  voltage is applied. When the input is at 0V, N2 turns off and N1 turns on. Positive feedback in the PMOS cross-coupled pair turns P1 off and P2 on. When properly sized, the circuit is very fast. The only negative issue with this implementation is that N2 exhibits slight leakage currents when off.





Fig. 6. 1V to 3V Translator Circuit

#### D. Charge Pump and Fractional-N Spurious Side-Band Reduction

The charge pump turn-on speed is designed to be fast to minimize reset delay in the phase detector for dead zone elimination. The charge pump uses the current steering principle. The tail current of the pull-up and pull-down is steered by a pair of differential cascode transistors to facilitate fastest response time. The tail current sources are made large to minimize their 1/f noise contribution. The differential cascode transistor pairs are made small to respond faster and to minimize switching charge injection into the output. The schematic is shown in fig. 7.

Also depicted in fig. 7 is the fractional-N spurious side-band reduction circuit. It is basically a capacitor and a switch [2]. In a fractional-N PLL, the phase detector comparison frequency is  $D$  times the channel step size, where  $D$  is the fractional denominator value. In an uncompensated fractional-N PLL using an accumulator, spurious side-bands occur at multiples of the channel step frequency. The presence of the switch, undersampling at exactly the channel step frequency, eliminates the spurious side-bands. In effect, the sampling places a zero at the spurious frequency and effectively notches out the resultant side-bands. With this extra sampling action, small charge pump leakage becomes less significant, however, it is critical that the sampling switch exhibit low leakage. Fortunately, in a locked loop, the operational  $V_{DS}$  for the switch transistors is near zero and the leakage is proportionally low.



### F. Measured Results




Fig. 10.  $P_{IN}$  versus  $F_{MAX}$  for  $V_{DD} = 1V$  and  $1.8V$  (25C).




Fig. 11. Phase noise plot with  $FlexiV_{DD} = 1V$  (25C).




Fig. 12. Spurious sideband plot with  $FlexiV_{DD} = 1V$  (25C).




Fig. 13.  $F_{MAX}$  vs.  $V_{DD}$  at 25C.




Fig. 14.  $F_{MAX}$  vs.  $IDD$  at 25C.




Fig. 15. Die Photo

### III. Conclusion

In this paper, a low-power, high speed, low phase noise and low spurious side-band PLL is presented. The design captures and illustrates various benefits of UTSi® technology. As processing capability migrates toward  $0.25\mu m$ , simulation shows speed improvement extending to 1.9 GHz  $F_{MAX}$  at 1 V  $V_{DD}$  and 1.5 mA. Furthermore,  $F_{MAX}$  performance at 1V is relatively insensitive to temperature variation according to simulation and measured results.

### References

- [1] R. E. Reedy, "UTSi® Phase Locked Loops: Production 2GHz RF CMOS," 1999 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp.159-162.
- [2] P. Denny, "Phase locked loop including a sampling circuit for reducing spurious side bands," U.S. Patent No. 5,920,233.
- [3] J. Yuan and C. Svensson, "New Single-Clock CMOS Latches and Flipflops with Improved Speed and Power Savings," IEEE Journal of Solid-State Circuits, Vol. 32, No. 1, pp. 62-69, January 1997.
- [4] T. A. D. Riley, M. A. Copeland, and T. A. Kwasniewski, "Delta-Sigma Modulation in fractional-N Frequency Synthesis," IEEE Journal of Solid-State Circuits, Vol. 28, No. 5, pp. 553-559, May 1993.
- [5] Wolf, Silicon Processing for the VLSI Era, Volume 3-The Submicron MOSFET, Chapter 5.